基于FPGA的卷积神经网络加速模块设计
梅志伟,王维东

Design of Convolutional Neural Network acceleration module based on FPGA
Zhiwei Mei,Weidong Wang
图7 乘加阵列结构图
Fig.7 The architecture of MAC array